## REMARKS

Claims 1-12 remain in the application. Claims 1-12 stand rejected.

The Examiner objected to portions of the amendment of September 12, 2005 as lacking compliance with 37 C.F.R. § 1.121 since the changes were not indicated by underlining or strike-throughs. Applicant has resubmitted the amendments to the specification with the proper underlining and srike-throughs shown as part of this response.

The Examiner objected to claim 2, limitation b in that "a vector space" should be -said vector space--. That change has been made by this amendment.

The Examiner rejected claims 10-12 under 35 U.S.C. § 101 as follows:

"Claims 10-12 are rejected under 35 U.S.C. 101 because the claim is directed to neither a "process" nor a "machine," but rather embraces or overlaps two different statutory classes of invention set forth in 35 U.S.C. 101 which is drafted so as to set forth the statutory classes of invention in the alternative only. *Id. At 1551*. Furthermore, the limitations are unclear as whether the invention is software only or software coupled to a computer-based platform. Clarification is requested."

Claims 10-12 are classical *In re Beauregard* claims and were agreed to be patentable by the office in settlement of

that appeal. Briefly, on August 4, 1994, the Board of Patent Appeals and Interferences rejected Beauregard's computer program product claims on the basis of the printed matter doctrine. Beauregard appealed. The Patent and Trademark Office agreed, and settlement of that appeal, "that computer programs embodied in a tangible medium, such as floppy diskettes, are patentable subject matter under 35 U.S.C. § 101 and must be examined under 35 U.S.C. § 102 and 103."

I have attached a copy of the *In re Beauregard* CAFC Decision and a copy of an article I wrote that was published in the Journal of the Patent and Trademark Office Society that briefly describes the history of the Beauregard case. See page 682.

The Examiner rejected claims 1, 2, 4, 5, 8, 9 and 10-12 under 35 U.S.C. § 112, second paragraph, as indefinite. Applicant has reviewed each of the Examiner's concerns in detail and have amended each of the claims to satisfy the Examiner's objections stated in paragraphs 9, 10 and 11 of the office action. With respect to the objections stated on paragraph 12, applicant was unable to find the phrase "etc." in claim 4.

In paragraph 13, the Examiner rejected claims 10-12 under 35 U.S.C. § 112, second paragraph, "since these claims reflect both an apparatus and the method steps." As pointed out above, claims 10-12 are proper Beauregard claims recognized by the office in settlement of the appeal in the *In re Beauregard* 

case. These claims have been acceptable for years and have never been subject to a § 112 second paragraph rejection based in Ex parte Lyell, cited by the Examiner, or any other case. Software on a diskette is patentable subject matter and the claim clearly sets forth that which applicants consider to be applicants invention.

Accordingly, Examiner is respectfully requested to reconsider the rejection under 35 U.S.C. § 112, second paragraph.

The Examiner rejected claims 1-3 and 5-12 under 35 U.S.C. § 102(e) as anticipated by Turrini and further rejected claims 1-3 and 5-12 under 35 U.S.C. § 102(b) as anticipated by Jain et al.

The Turrini reference is inapplicable to the claims of this application because the entire purpose of Turrini is to do an optimal physical arrangement of the layout of components on a semi-conductor die. Each of claims 1-3 and 5-12 of this application refer to representing the logic of a logic circuit in a vector space. Turrini does not represent the logic of a logical circuit as vectors. Turrini represents an arrangement of components as vectors and then rearranges those components so as to maintain to minimize lead length. However, there is no reduction in the number of components needed in the Turrini patent which would indicate a simplification of the logic.

The claims under rejection also require using the points and vector in a vector space "to simplify the logic of the logical circuit to a simpler form." Turrini does not change the logic of a logic circuit whatsoever. Turrini is used to arrange a set of components so as to minimize lead length. There is no reduction in the number of components in the set.

Thus Turrini does not anticipate any of the rejected claims.

Turning to the Examiner's rejection under of claims 1-3 and 5-12, 35 U.S.C. § 102 as anticipated by Jain et al., Jain et al. do not represent "the logic of a logical circuit" in a vector space.

Jain et al. disclose five embodiments. The first embodiment is directed to a "computer-aided design system and method therefor for performing logic design analysis for determining logical interdependencies between points in a digital circuit topology." See column 3, lines 40-43. Figure 4 is an example of such a topology.

Central to each of the Jain et al. embodiments is the concept of a "cut set". Column 3, line 50 et. seq. discusses a cut set. It states:

"A cut set in the topology is selected comprising the logic gates falling in a fan-in of the logic gates leading to a target one of the logic gates. A decision diagram is built for logic gates in the cut set leading from

the target logic gates.... Justification vectors are extracted from the decision diagram for a predetermined Boolean value of the target logic gate."

Figure 6A and 6B illustrate binary decision diagrams (BDDs) and justification vectors for the logic gates shown in Figure 4.

For example, in Figure 6C, the numbers 45 and 46 in circles represent the states of the upper and lower inputs to gate 38 shown in Figure 4. In order for the output of gate 38 to be a logical 1 shown in a rectangle, it is necessary that the state of lines 45 and 46 be both logic zero. However, if both the inputs 45 and 46 are in state logic 1, the output of gate 38 will be logic zero. Thus the binary decision diagram shown in Figure 6C is represented internally in Jain et al. as justification vectors shown to the right hand side of Figure 6C. See column 11, lines 16-30.

It is thus apparent that the justification vectors utilized in Jain et al. do not represent "the logic of a logic circuit" and the justification vectors are not utilized to "simplify the logic of the logical circuit to a simpler form." Thus, Jain et al. do not anticipate the claims of this application.

The second embodiment of Jain et al. relates to logic design verification and not simplification. The third embodiment of Jain et al. relates to logic design verification using decision diagram simplification. The fourth embodiment

relates to decreasing computational resource requirements for constructing a representation of the hardware design. The fifth embodiment of Jain et al. is directed to computer aided design system and method for performing goal directed learning. None of these embodiments in Jain et al. do what is required by the claims of the above-identified application. Accordingly, Jain et al. do not anticipate the claims under rejection.

Accordingly, applicants respectfully request that the Examiner reconsider the rejections of the claims of this application as anticipated by Jain et al. or Turrini.

The Examiner rejected claims 1-7 under 35 U.S.C. 103 as unpatentable over "applicants own admission (i.e., specification (AOA)) in view of Pillage et al." The Examiner states:

"AOA and Pillage are analogous since they both teach logic circuits.

Therefore it would have been obvious to one having ordinary skill in the art at the time of invention was made to utilize the vector space of Pillage in the logic circuit of AOA because Pillage teaches a method to provide an improved method and apparatus for simulating behavior of a microelectronic interconnect circuit at higher speeds than conventional circuit simulators."

The Examiner's rejection is somewhat confusing because Pillage does not have a vector space. Further, Pillage mentions the word "logic" in only two places. The first, is in

the title of a patent to a third party referenced in column 1, lines 41-44. The second reference occurs in column 6, lines 5-7 referring to the contents of circuit libraries used in prior art design systems.

The Pillage reference has nothing to do with simplifying logic. The problem to which Pillage is directed to is addressed as follows:

"As the feature sizes of integrated circuits, the characterization of the parasitic effects associated with the interconnect path among the active devices becomes more critical and more difficult. In the past, the effect of interconnects could simply be disregarded when simulating the operation of an integrated circuit, because the active circuit elements dominated the simulation in terms of delay. However, as the feature sizes of integrated circuits continue to shrink, the metal resistance per unit length tends to increase and the switching speeds tend to increase. In addition, the close proximity of metal lines makes the component cross-talk capacitance larger. Even inductance effects, which are evident for boards and multichip modules which comprise microelectronic systems, may also be important for modeling the integrated circuit packaging or chip-to-package interface. Accordingly, a complete circuit simulation of an integrated circuit must now account for the resistive, inductive and capacitive effects of the interconnect paths in addition to simulating the effect of the active devices on the integrated circuit."

In conventional circuit simulators such as a Spice simulator, it may be possible to do a complete characterization

of an integrated circuit. However, the complete simulation becomes extremely time consuming and may exceed the storage capacity of the processing system in which the simulation is run. See column 2, lines 13-22.

Pillage describes the Asymptotic Wave-form Evaluation (AWE) System which provides "a generalized approach to linear resistor-inductor-capacitor (RLC) circuit response approximations. See column 2, lines 23-32. Pillage states:

"AWE is a general method for computing any number of moments for any linear circuit. Using the method, a qth order approximation to the actual circuit response can be obtained by computing 2 q moments of the circuit and matching these moments to the circuit's impulse response. The moments, in their simplest interpretation, represent the coefficients of the s-terms in the Taylor series expansion of the homogenous circuit response. Once the desired number of moments are found, they may be mapped to the dominant poles and corresponding residues. Once the poles and residues of the approximate response are found, the time domain response of the interconnect circuit may be determined.

In the AWE technique, moments of a circuit may be generated by successively solving an equivalent DC circuit with all capacitors replaced by current sources and all inductors replaced by voltage sources." See column 2 line 32-49.

The AWE system has limitations. Sometimes "moment matching techniques may yield unstable models having positive time constants (positive poles) for linear, passive (stable) circuits. This instability can be mainly attributed to two

phenomena: (1) the extreme sensitivity of the moment values to numerical noise, and (2) the zero locations that characterize the high frequencies associated with impulse- and stepresponse approximations."

The Pillage invention, as summarized beginning column 3, is to provide ways to overcome the limitations of the AWE method discussed above.

The way in which Pillage achieves this is described in conjunction with Figure 3. Step 20 of Figure 3 shows storing a representation of an interconnect circuit. Such an example is shown in Figure 18A. That representation is then transformed into an equivalent DC circuit, such as shown in Figure 18B.

The equivalent DC circuit is converted into a directed graph as shown in Figure 18C. And then a spanning tree is constructed from the directed graph as discussed in conjunction with Figure 18C.

Thus, Pillage has nothing to do with a vector space and has nothing to do with "representing logic of a logical circuit to be designed as points and vectors in a vector space as required by the claims. Pillage does not represent logic as points and a vector in a vector space and does not utilize the points and vectors in that vector space to simplify the logic of the logical circuit represented.

The Examiner has not clearly defined what it is that the Examiner considers to be an admission of prior art. The Examiner, at page 7 of the office action, last line, and continuing on to page 8, identifies the admission of prior art with reference to the specification "pg. 24, 3<sup>rd</sup> paragraph with 4<sup>th</sup> paragraph, lines 4 and 5 'logical device' 'simplification machine'". There is a second reference on page 9 of the office action, when addressing claim 4, to page 11, paragraph 1-2 and 6 of the specification. For clarity, applicant believes that the first reference to admissions of prior art on page 24 refers to the following text:

More than ten years ago the National Academy of Sciences Panel on Photonics Science and Technology Assessment declared that "The ultimate benefit of Photonic processing could occur if practical optical logic could be developed" (Whinnery et al., Photonics, 1988, p. 35). So far the implied challenge of the Panel has not been met.

Vector manipulation has been one of the big success stories for optical computation, but vector techniques themselves promise an application to the logic of optical computation as a whole. The full ANS-/CNSspace could be built as an optical device for checking the validity of arguments or as a logic device for optical computation, and also as simplification machine. Each operation in the space is a laser, and the resultant proposition-points such as **p** and **pq** and pqr are multifaceted beamsplitters or mirrors which reflect the beams in the correct logical directions at the correct logical strengths to ensure the required implications.

First, applicant traverses the Examiner's determination that these paragraphs constitute an admission of prior art. The Examiner has not made clear what it is from these paragraphs that should be taken or combined with the Pillage reference even if these paragraphs could be considered an admission of prior art. Second, the Examiner has failed to provide any rationale for the combination of any portion of the text of the specification with the Pillage reference. Thus, the Examiner has failed to establish a prima facie case of obviousness, and has failed to establish a prima facie case that applicant has admitted anything in the paragraphs set forth on page 24. Page 24, in context, is a description of the invention that applicants have invented.

The first paragraph quoted from page 24 clearly acknowledges that practical optical logic has not been developed, at least until this application. The second paragraph distinguishes "vector manipulation" from "vector techniques." Some optical devices do process vectors but the vector techniques in accordance with the invention promise an application of the logic of optical computation as a whole. The statement about the "full ANS-/CNS- space could be built as an optical device for checking the validity of arguments or as a logic device for optical computation, and also as a simplification machine" refers to applications of the inventors techniques described in this application and not to prior art.

Turning to page 11 of the specification, the Examiner refers to paragraphs 1, 2 and 6.

The first paragraph on page 11 acknowledges that a practical method for reducing truth-functional schemata continues to be "surprisingly elusive." Paragraph 3 on page 11 talks about applicants own invention and how that problem can be solved. Similarly, paragraph 6 on page 11 discusses applicant's invention and it does not constitute an admission of prior art.

Thus, each of the portions of the specification to which the Examiner points as constituting admissions of prior art do not, in fact, constitute admissions of prior art.

Further, the Pillage reference does not represent logic of a logical circuit as points in vectors in a vector space as required by independent claims 1, 2, 3, 5, 10, 11 and 12. Thus, each independent claim and all of their dependent claims contain claim language that is not met by Pillage. The portions of the specification relied on by the Examiner as constituting "admissions of prior art" do not provide any teaching or suggestion which would overcome the deficiencies in the Pillage reference, even if they were admissions of prior art, which they are not.

Accordingly, the Examiner is requested to reconsider the rejection of claims 1-7 under 35 U.S.C. § 103 as based on Pillage in view of an admission of prior art.

The Examiner rejected claim 8 under 35 U.S.C. § 103 as unpatentable over Pillage in view of the purported admission of prior art and Chan.

Claim 8 is dependent upon claim 5 and recites that the "processing element is an colorimetric computer."

Chan does not disclose a colorimetric computer. Rather, Chan is directed to translating values from an adjustment color space controlled by a user to a printer color space and doing so in a way that the adjustments appear to be perceptually uniform.

The purpose of the Chen patent is to overcome problems of the prior art described in column 1, lines 12-26. There it states:

"Systems exist that allow a user to create, modify, and print color images. [See Figure 5] These printing systems typically consist of a general purpose computer, a monitor or other viewing device, and a printer.

Some printing systems allow a user to make contrast and other color adjustments to a printed image. However, these adjustments are typically performed in the monitor's color space or in the printer's color space. Therefore, the resulting changes in the printed image are perceived as highly nonlinear and unpredictable when compared to the user-input adjustments. This is because the color spaces that are used to make the adjustments are not visually uniform. That is, the adjustments defined by the user are not carried out by the system in a

perceptually uniform manner, as perceived by the human eye." [Bracketed information added]

The Examiner has made no showing why it would have been obvious to adapt information from a patent on a computer printing system and to apply that to the claimed invention. The Examiner has not provided a rationale why it would be obvious to apply any portion of the Chan patent to Pillage or to the alleged admission of prior art by the applicants in such a way as to meet claim 8. Accordingly, the Examiner has failed to establish a prima facie case of obviousness.

The Examiner rejected claim 9 under 35 U.S.C. § 103 as unpatentable over Pillage in view of applicants alleged admission of prior art and further in view of Yount.

Yount is directed to an automatic flight control system that is fail safe in that there are at least two independent subsystems, one of which includes a dual channel flight control computer. Data is processed redundantly and if disagreement occurs between one of the two processing elements in a channel or between two processing elements and a different processing element, an error is declared and the data is not relied on. The Examiner states:

"It would have been obvious to one having ordinary skill in the art at the time of invention was made to utilize Yount and Pillage in AOA because Yount teaches data processing to reduce safety hazards resulting from generic faults in the software or the processors (Yount: column 1, lines 10-12)."

The Examiner has failed to link the redundant data processing techniques of Yount to the system of Pillage in any way that would teach or suggest the application of Yount to Pillage or to the alleged AOA.

Accordingly, the Examiner has requested to withdraw the rejection of claim 9 based on the references applied.

The Examiner rejected claims 10-12 under 35 U.S.C. § 103 as unpatentable over Pillage in view of applicants alleged admission of prior art and further in view of Eng.

The Eng reference is directed to improving the speed of a top down design process. Figure 1 shows the prior art top down design flow process and the right hand side of Figure 1 shows the improved RTL (Register-Transfer-Level) optimization design flow of the claimed invention. The problem to which the Eng patent is direct is the "design gap" between what semiconductor vendors can manufacture with modern deep sub-micron processes and what designers can create using top down electronic design automation design tools. The conventional top down design tools were originally designed in an era when gate delays dominated chip timing. The top down EDA tools use inaccurate statistical wire-load estimates to model wiring parasitics at early stages in the design cycle and the effect of those inaccuracies are propagated throughout the rest of the design methodology. To overcome that problem, the Eng invention utilizes the optimized design flow shown in the right hand side of Figure 1.

It is not clear at all how the Examiner proposes to combine Eng with Pillage let alone with the alleged admission of prior art to meet the terms of the claim language. Further, as noted above, none of the references applied by the Examiner represent logic of a logical circuit as points in vectors in a vector space as required by each of the claims. Accordingly, applicant respectfully requests that the Examiner withdraw the rejection of claims 10-12 under 35 U.S.C. in view of Pillage, the alleged admission of prior art and Eng.

On page 13 of the office action, paragraph 24, the Examiner has renewed an objection to the labeling of the various claim limitations. Accordingly, applicants have adjusted the language to eliminate the objectionable labeling.

Finally, as noted above, applicants have traversed the merits of the 102 rejections from the February 25, 2005 final office action. The arguments directed to the 102 rejections were asserted prior to the final office action and before an Notice of Appeal was filed.

Accordingly, applicant respectfully request that the Examiner reconsider the rejections and permit the application to issue as a patent.

Please charge any shortage in fees due in connection with the filing of this paper, including Extension of Time fees, to Deposit Account No. 01-0484 and please credit any excess fees

to such deposit account.

Respectfully submitted,

Lister Jergu

DAVID L. STEWART
Reg. No. 37,579
Allen, Dyer, Doppelt, Milbrath
& Gilchrist, P.A.
255 S. Orange Avenue, Suite 1401
Post Office Box 3791
Orlando, Florida 32802
407-841-2330

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: MAIL STOP AMENDMENT, COMMISSIONER OF PATENTS, P.O. BOX 1450, ALEXANDRIA, VA 22313-1450, on this 19th day of September, 2006.